Faculty of Engineering - Ain Shams University, Home
Digital Systems Design
What Will Learn?
-
Course AimsThe aim of this course is to teach the students how to define the main parameters of the logic gates, such as Logic levels, immunity voltage, and fan out. It also aims to give the students the necessary background about CMOS gates, a thorough background on MOSFETs and how they can be used in digital circuits, and CMOS logic circuits in details.
-
Course Goals
- Decent Work and Economic Growth
- Industry, Innovation and Infrastructure
- Sustainable Cities and Communities
Requirements
EPM211s
Description
-
English Description
VLSI Design Techniques, Transistors, wires and vias, SPICE simulation, static complementary gates, switch logic, delay and timing, standard cell based layout, fan-out, Path delay, delay modelling, power analysis, latches and flip-flop, Hardware description language, Digital Circuit simulation -
Arabic Description
VLSI Design Techniques, Transistors, wires and vias, SPICE simulation, static complementary gates, switch logic, delay and timing, standard cell based layout, fan-out, Path delay, delay modelling, power analysis, latches and flip-flop, Hardware description language, Digital Circuit simulation
-
DepartmentElectronics and Communications Engineering
-
Credit Hours2
-
GradesTotal ( 100 ) = Midterm (20) + tr.Student Activities (30 = tr.Industry 0% , tr.Project 20% , tr.Self_learning 0% , tr.Seminar 10% ) + tr.Oral/Practical (10) + Exam Grade (40)
-
HoursLecture Hours: 2, Tutorial Hours: 1, Lab Hours: 0
-
Required SWL100
-
Equivalent ECTS4
- • R. Baker, “CMOS: Circuit Design, Layout, and Simulation”, 4th Edition, Wiley-IEEE Press, 2019.
- • J. Rabaey, “Digital Integrated Circuits”, 2nd Edition, Prentice-Hall, 2003.
- • N. Weste and D. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”, 4th Edition, Pearson, 2010. - R. Baker, CMOS: Circuit Design, Layout, and Simulation, 4th Edition, Wiley-IEEE Press, 2019.