Faculty of Engineering - Ain Shams University, Home
Digital Circuit Design
What Will Learn?
-
Course Aimsteach the students how to define the main parameters of the logic gates, such as Logic levels, immunity voltage, and fan out. It also aims to give the students the necessary background about CMOS gates, a thorough background on MOSFETs and how they can be used in digital circuits, and CMOS logic circuits in details.
-
Course Goals
- Affordable and Clean Energy
- Decent Work and Economic Growth
- Industry, Innovation and Infrastructure
Requirements
ECE321 AND CSE222
Description
-
English Description
CMOS Inverter: Noise margin, Propagation delay, Power dissipation, CMOS combinational circuits: Static design, Pass transistors and transmission gates, Dynamic design, CMOS sequential circuits: Latches, Flip-flops, Counters, Monostable Ring oscillator, Random Access Memory RAM, Read Only Memory ROM, Emitter Coupled Logic ECL, Bi CMOS circuits. -
Arabic Description
CMOS Inverter: Noise margin, Propagation delay, Power dissipation, CMOS combinational circuits: Static design, Pass transistors and transmission gates, Dynamic design, CMOS sequential circuits: Latches, Flip-flops, Counters, Monostable Ring oscillator, Random Access Memory RAM, Read Only Memory ROM, Emitter Coupled Logic ECL, Bi CMOS circuits.
-
DepartmentElectronics and Communications Engineering
-
Credit Hours3
-
GradesTotal ( 100 ) = Midterm (20) + tr.Major Assessment (35 = tr.Industry 0% , tr.Project 25% , tr.Self_learning 0% , tr.Seminar 15% ) + tr.Minor Assessment (5) + Exam Grade (40)
-
HoursLecture Hours: 2, Tutorial Hours: 2, Lab Hours: 0
-
Required SWL125
-
Equivalent ECTS5
- R. Baker, “CMOS: Circuit Design, Layout, and Simulation”, 4th Edition, Wiley-IEEE Press, 2019.
- J. Rabaey, “Digital Integrated Circuits”, 2nd Edition, Prentice-Hall, 2003.
- N. Weste and D. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”, 4th Edition, Pearson, 2010. - R. Baker, CMOS: Circuit Design, Layout, and Simulation, 4th Edition, Wiley-IEEE Press, 2019.